

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 09/20/2005

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/082,892	02/26/2002	Pradeep Trivedi	03226/166001 (P7131)	2795
32615	7590 09/20/2005	•	EXAMINER	
OSHA LIANG L.L.P./SUN			CHEN, TSE W	
1221 MCKINI HOUSTON,	NEY, SUITE 2800		ART UNIT PAPER NUMBER	
110051014,	17. 77010		2116	

Please find below and/or attached an Office communication concerning this application or proceeding.

1		_	
 	Application No.	Applicant(s)	
	10/082,892	TRIVEDI ET AL.	
Office Action Summary	Examiner	Art Unit	
	Tse Chen	2116	
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet	with the correspondence ac	ddress
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUN 36(a). In no event, however, may will apply and will expire SIX (6) May, cause the application to become	NICATION. a reply be timely filed ONTHS from the mailing date of this of ABANDONED (35 U.S.C. § 133).	
Status <u> </u>			
 Responsive to communication(s) filed on <u>08 J</u> This action is FINAL. 2b) ☑ This Since this application is in condition for allowards closed in accordance with the practice under <i>B</i> 	s action is non-final. nce except for formal ma		e merits is
Disposition of Claims			
4) ☐ Claim(s) <u>1-47</u> is/are pending in the application 4a) Of the above claim(s) <u>11</u> is/are withdrawn is 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) <u>1-10,12-16,24-28 and 36-40</u> is/are re 7) ☐ Claim(s) <u>17-23,29-35 and 41-47</u> is/are objecte 8) ☐ Claim(s) are subject to restriction and/or	from consideration. jected. ed to.		
Application Papers	,		
9)⊠ The specification is objected to by the Examine	er.		
10)☐ The drawing(s) filed on is/are: a)☐ acc	cepted or b) objected t	o by the Examiner.	
Applicant may not request that any objection to the			
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E			
Priority under 35 U.S.C. § 119		•	
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Burea	ts have been received. ts have been received in ority documents have been u (PCT Rule 17.2(a)).	Application No en received in this Nationa	I Stage
* See the attached detailed Office action for a list	of the certified copies n	ot received.	
Attachment(s)			
1) Notice of References Cited (PTO-892)		w Summary (PTO-413)	-
 Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 		lo(s)/Mail Date of Informal Patent Application (PT	O-152)

Art Unit: 2116

DETAILED ACTION

1. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment dated June 8, 2005.

2. Claims 1-10 and 12-47 are presented for examination. Applicant has canceled claim 11.

Claim Objections

3. Claim 8 is objected to because of the following informalities: "of the of the" should be "of the". Appropriate correction is required.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 5. Claims 1-4, 6, 10, 12, 14-16, 24, 26-28, 36, 38-40 are rejected under 35 U.S.C. 102(e) as being anticipated by Parry et al., US Patent 6680636, hereinafter Parry.
- 6. In re claim 1, Parry discloses an integrated circuit [clock edge placement circuit], comprising [col.3, 1.46 col.4, 1.8]:
 - A clock source [external] that outputs a clock signal, wherein the clock signal propagates
 down a first path [path leading to delay line].
 - A first biasable delay driver [delay line biased accordingly to ensure synchronous sampling] that inputs the clock signal at a point on the first path [delay line receives the clock signal].

Art Unit: 2116

- Wherein the first biasable delay driver is selectively sized [propagation delay] based on a
 delay of the clock signal from the clock source to the point on the first path [delay at
 input point to delay line affects biasing of propagation delay to ultimately ensure
 synchronous sampling].
- As to claim 2, Parry discloses, the first biasable delay driver comprising: a first element [delay line] that inputs the clock signal and outputs a modulated clock signal [601 modulates] and a second element [output line] that inputs the modulated clock signal and outputs a delay biased clock signal, wherein a size of the first element is variable [via taps] [col.12, 1.49 col.13, 1.29].
- 8. As to claim 3, Parry discloses, wherein the second element has a fixed size [output line has fixed characteristic] [col.12, 1.49 col.13, 1.29].
- As to claim 4, Parry discloses, wherein the clock signal propagates down a second path, the integrated circuit further comprising: a second biasable delay driver that inputs the clock signal at a point on the second path, wherein the second biasable delay driver is selectively sized based on a delay of the clock signal from the clock source to the point on the second path [col.2, 11.26-41; col.3, 1.46 col.4, 1.8; clocks distributed to multiple chips with separate paths requiring same synchronous biasing].
- 10. As to claim 6, Parry discloses, wherein a load on the first path and a load on the second path is unbalanced [col.2, ll.26-64; fabrication process variation causes load imbalance among paths through different circuits].
- 11. As to claims 10, 14, 26, 38, Parry discloses, wherein the clock source is a clock header [col.3, 1.46 col.4, 1.8; external clock source distributed].

Art Unit: 2116

12. In re claim 12, Parry discloses each and every limitation as discussed above in reference to claim 1. Parry discloses the integrated circuit; therefore, Parry discloses the method of operating the integrated circuit.

- 13. As to claims 15, 27, 39, Parry discloses, wherein selectively sizing the first biasable delay driver comprises: determining whether the first delay is less than a minimum delay; if the first delay is less than a minimum delay, decreasing a size [via taps] of the first biasable delay driver [col.8, 1.54 col.9, 1.25].
- As to claim 16, 28, 40, Parry discloses, wherein selectively sizing the first biasable delay driver further comprises: determining whether the first delay is greater than a maximum delay; if the first delay is greater than a maximum delay, increasing the size of the first biasable delay driver [col.8, 1.54 col.9, 1.25].
- In re claim 24, Parry discloses each and every limitation as discussed above in reference to claim 1. Parry discloses a computer system [fig.20] comprising a processor, a memory, and instructions, residing in the memory and executable by the processor [inherently, a computer system comprises of a processor, a memory, and instructions, all in the broadest interpretation, in order to be functional].
- 16. In re claim 36, Parry discloses each and every limitation as discussed above in reference to claim 12. Parry discloses the method; therefore, Parry discloses a computer-readable medium having recorded therein instructions executable by processing for executing the method.

Claim Rejections - 35 USC § 103

17. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2116

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

- 18. Claims 5, 7-9, 13, 25, 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Parry as applied to claims 1, 4 above.
- As to claims 5, 9, 13, 25, 37, Parry discloses each and every limitation as discussed above in reference to claims 1 and 4. Parry did not disclose explicitly that the first and second paths have a capacitive component. Examiner hereby takes Official Notice that it is very well known in the art to have logical elements [col.2, ll.42-64] that contains a resistive component [inherent in all digital circuitries] and a capacitive component [to store energy or states], in order to provide an operable device.
- 20. As to claim 6, Parry discloses each and every limitation as discussed above in reference to claim 4. Parry did not disclose explicitly that a load on the first path and a load on the second path is unbalanced. Examiner hereby takes Official Notice that it is very well known in the art the fabrication process variations [col.2, ll.26-64] can cause a load on the first path and a load on the second path to be unbalanced, which is why Parry is concerned with the problem of synchronous sampling among different paths [abstract].
- As to claim 7, Parry discloses each and every limitation as discussed above in reference to claim 4. Parry did not disclose explicitly that an RC delay of the first path is not equal to an RC delay of the second path. Examiner hereby takes Official Notice that it is very well known in the art the fabrication process variations [col.2, Il.26-64] can cause an RC delay of the first path to be not equal to an RC delay of the second path, which is why Parry is concerned with the problem of synchronous sampling among different paths [abstract].

Art Unit: 2116

As to claim 8, Parry discloses each and every limitation as discussed above in reference to claim 4. Parry did not disclose explicitly that a length of the first path is not equal to a length of the second path. Examiner hereby takes Official Notice that it is very well known in the art the fabrication process variations [col.2, ll.26-64] can cause a length of the first path to be not equal to a length of the second path, which is why Parry is concerned with the problem of synchronous sampling among different paths [abstract].

Allowable Subject Matter

- Claims 17-23, 29-35, 41-47 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- The following is a statement of reasons for the indication of allowable subject matter: the claims are allowable because none of the references cited, either alone or in combination discloses or renders obvious a method of claim 17, computer system of claim 29, and computer-readable medium of claim 41 "wherein defining the minimum delay comprises... if the longest delay minus the shortest delay is not greater than the gate delay, setting the minimum delay to be equal to a value between the shortest delay and the longest delay depending on a range of available sizes of the first biasable delay driver, defining the maximum delay, wherein the maximum delay is equal to the minimum delay plus an increment of the first biasable delay driver" and a method of claim 18, computer system of claim 30, and computer-readable medium of claim 42 "wherein defining the minimum delay comprises... if the longest delay minus the shortest delay is greater than the gate delay, setting the minimum delay to be equal to the longest delay minus the shortest delay is not greater than

Application/Control Number: 10/082,892

Art Unit: 2116

the gate delay, setting the minimum delay to be equal to the shortest delay, defining the

maximum delay, wherein the maximum delay is equal to the minimum delay plus an increment

of the first biasable delay driver".

Response to Arguments

25. Applicant's arguments filed on June 8, 2005 have been considered but are moot in view

of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Tse Chen whose telephone number is (571) 272-3672. The

examiner can normally be reached on Monday - Friday 9AM - 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Lynne Browne can be reached on (571) 272-3670. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tse Chen September 10, 2005 LYNNE H. BROWNE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

Page 7